Abstract-The Software-Defined Radio (SDR) concept aims at designing a re-configurable radio architecture accepting all cellular or non-cellular standards working in the 0-5 GHz frequency range. Some technical challenges have to be solved in order to address this concept. A fully digital SDR system implying an A/D conversion close to the antenna is not feasible in the case of mobile terminal. This paper presents the design of an Analog Processor which process RF signal in order to select and convert into digital only the desired RF signal envelope. It uses the principle of a Fast Fourier Transform (FFT) to carry out basic analog functions with high accuracy at a low power consumption. Schematic and Post Layout Simulations are exhibited. Estimated die area and power consumption are numbered.
I. INTRODUCTION
T HE telecommunication industry claims for multifunctionnal mobile terminals. All kind of applications such as audio, graphic or video data are told to be integrated in a same wireless device. But they have to accommodate different wireless standards with different carrier frequencies, channel bandwidths, modulation schemes or data rates [1] , [2] .
The concept of Software-Defined Radio (SDR) can solve the problem of the wireless convergence. Reconfigurable circuits and systems are part of the solution as they can be tuned to any frequency band, select any reasonable channel bandwidth, and detect any known modulation. This paper exhibits the architecture and the schematic of a SDR RF Front-End dedicated to mobile terminals.
An ideal receiving SDR architecture is only sofware. It is composed of a Low Noise Amplifier (LNA), an Analog to Digital Converter (ADC) and a Digital Signal Processor (DSP). But, the resolution required for the Analog to Digital conversion is not feasible at a 10GHz frequency and a low power consumption required in the case of a mobile terminal [3] , [4] . A mixed analog architecture was thus proposed to overcome the A/D-conversion bottleneck. A component called Sampled Analog Signal Processor (SASP) located between the LNA and the ADC processes the RF input signal (Fig. 2) . It carries out operations on discrete-time analog voltage samples. The signal is processed analogically and its data rate is decreased to be converted into digital at a lower frequency, claiming a less-powerful ADC. Whereas the digital conversion technological bottleneck is avoided, new challenges appear in the analog domain.
The SASP is an analog processor performing an analog Discrete Fourier Transform (DFT) . It is ruled by :
• Two parameters inherited from the DFT equation (Eq. 1) to master the SDR requirements such as reprogrammability and flexibility: the sampling frequency f sampling and the number of voltage samples N are taken into account to determine the spectral accuracy (
).
• Two basic analog operations: one operation was to delay the voltage samples. This is matematically translated by z −1 in the z-domain. The second was to weight and calculate the samples. The combination of both operations gives the DFT calculation.
where N is the number of samples and x(n) is the input voltage sample value.
Once the spectrum processed and displayed by analog voltage samples, only the samples representing the desired RF signal envelope are converted into digital. The digital process is just a matter of recovering the modulated signal into baseband. This is compared to a frequency translation as the RF signal envelope is translated into baseband.
II. THE SAMPLED ANALOG SIGNAL PROCESSOR
The SASP is composed by 3 parts to calculate the FFT:
• The continuous-time signal pre-conditioning [5] , • The sampler and the FFT, • The envelope selection and conversion. The SASP implements a pipeline FFT algorithm [6] . A radix-4 FFT using log 4 (N ) stages was chosen in order to improve the speed efficiency [7] , [8] . All stages of a radix-4 FFT use a basic module with 4 weighted inputs (twiddle factors) and 4 outputs.
A pipeline implementation consists in using one basic module per stage which runs with two processing phases [7] , [8] :
1) Summation/substraction and weighting factor [10] .
2) Feedback storage. The basic stage architecture is composed by a delay line, two "switching boxes", and a processing unit [11] to process the basic analog operations on voltage samples. The only difference between each stage is the frequency clock of the "switching box" and the length of the delay line equal to
The technology used to design the circuit is 65nm CMOS technology from STMicroelectronics. The analog implementation of the basic stage is composed by (Fig. 4 ):
• an input delay line (one for the real samples, and one for the imaginary samples), • a weighting unit, • a adding/substracting unit, • a "feedback" delay line to serialize the samples at the stage output.
A. The Delay Line
The delay line processes a delay equivalent as a ztransformation to z −1 . It was carried out by an accumulation delay line that stores the voltage sample during a given time (Fig. 5) . Three operating states of the delay line are performed. For example, at a given time: 1) One sample is loaded in a capacitor (S 1 is closed).
2) One sample is stored during the delay time (S 2 is open).
3) One sample is either carried out on the processing unit or on the output stage (S 6 is closed). A delay line is composed by 3.4 n−k−1 delay cells, k ∈ [0; log 4 (N ) − 1] (Fig. 7) [8] . A delay cell is composed by: 
Each delay cell has a positive and a negative part to store the samples coming from the positive and the negative signals. An inside buffer protects the voltage samples against the output voltage variations and improves the charge transfer. It is implemented with a single transistor M 1,2 and a resistor R 1,2 (Fig. 6 ). It has a gain slightly superior to 1 to guarantee a gain of 2 along all the charge transfers to compensate the division by 2 provided by the FFT calculation. It has a linearity range of 200mV centered on the DC voltage of 800mV.
A trade off is done on the capacitor value. It has to enable a fast load of the voltage sample without loosing charge during the delay time. As the basic structure of a delay cell is based on capacitor, the die area occupied by the capacitor in the circuit is also a factor to take into account. The all SASP counts 4 log 4 N + 4 log 4 N −1 − 2 capacitors [8] . Thus, the trade off implies to choose a capacitor value as low as possible. The storage capacitor C hold was 50fF (Fig. 6) . Fig. 8 presented the simulation of a charge transfer. The acquisation time is 491ps at a sampling frequency of 500MHz. The pedestral error is 0.11mV for a 30mV voltage sample. The inside buffer has a gain of 1.14 which leads to a total amplification of 2 during the charge transfer.
B. The Matrix Unit (MU)
MU adds and substracts voltage samples 4 by 4 as described in the algorithm matrix in [9] . It is composed by basic adders. Each adder is designed with 4 transistors connected to a common resistor (Fig. 9) . Each transistor has a size of W L = 20. The current crossing each transistor is proportionnal to the input voltage equal to V gs . The current crossing the resistor is the sum of the 4 currents coming from each transistors. Thus, the voltage seen at the drain of the transistors is proportionnal to the sum of the input voltages. As the circuit is differential, the structure substracts voltage samples by inverting some of the positive signal input with the negative ones. In 
C. The Weighting Unit (WU)
WU weights each sample with a coefficient W k n = cos(2π.nk) + i.sin(2π.nk) (Eq. 1). The real part of the signal is weighted by cos(2π.nk) and the imaginary by sin(2π.nk) (Fig. 4) . Every discrete sample is consequently weighted by a factor within the interval coming from the matrix is used to carry out this analog operation. A switch network (S x ) selects the input voltage of each transistor gate (Fig. 10) . The input voltage can be either a voltage sample to be weighted or the DC reference voltage (800mV). Tab. I depicts the possible configuration of teh switch network. Every transistor (M x ) has a different size. It implies that the current crossing each transistor is no more proportionnal to the input voltage but to the width of the transistor. 
D. The Feedback Delay Line
The Feedback delay line had the same structure of the input delay line. It receives 4 by 4 the voltage samples throught 4 inputs and serializes all of them on a single output.
III. RESULTS
The circuit considered here is a 64-point radix-4 FFT processor. There are log 4 (64) = 3 stages. It carried out an Analog FFT working at 500MHz to target the processing of RF signals in the 0-250MHz frequency range. A Post Layout Simulation (PLS) exhibited the FFT delivered by the SASP (Fig. 12) . The input signal is a sinusoid at 39MHz (
* f sampling 64
). The spectrum processed can be identified as pulses of the Fourier Transform of a sinewave. The characteristics of the 64-point circuit is shown in Tab. II with a 1.2V supply voltage. A layout view of the chip is presented in Fig 13. Three parts of the schematic can be recognized: the first stage including the biggest delay lines (64 samples), the second stage and the last one. The perpectives are to display a SASP dedicated to a RF Front-End processor. It intents to carry out at least a 4096-point analog FFT, working at 5GHz. Technological and design improvements will lead to a power consumption under 500mW to design this circuit. 
